

TECHNICAL AND COSMETIC

SPECIFICATIONS

FOR

CCD485

April 5, 1998



FEATURES

- + 4096 x 4097 Photosite Array
- + 15μm x 15μm Pixel Size
- + 61.20 mm x 61.21 Active Image Area
- + 4080 x 4081 Optically Active Pixels
- + Near 100 % Fill Factor
- Multi-Pinned Phase (MPP) Option
- Low Readout Noise
- Wide Dynamic Range
- Three Phase Buried Channel NMOS

PERFORMANCE	CHARACTERISTICS: (MPP MOD	$T_{\rm P} = 2$	25 ° C (N	lotes 1 &	& 2)	
Symbol	PARAMETER		RANGE	Unit	CONDITION	
		Min	TYPICAL	MAX		
DS_{AVE}	Dark Signal, (Readout)		2.5	15	mV	Note 3
I _{Dark}	Dark Current Density (Integration)		25	100	pA/cm ²	Note 3
DSNU	Dark Signal Non-Uniformity		5	10	mV	Note 4
Q _{Sat}	Full Well Capacity	60	90		Ke	
V _{Sat}	Saturation Voltage	120	215		mV	
PRNU	Photoresponse Nonuniformity			10	% of V _{sat}	Note 5
CTE (V)	Charge Transfer Efficiency, Vertical	.99999	.999995		Per Phase	
					Transfer	
CTE (H)	Charge Transfer Efficiency,	.99995	.999995		Per Phase	
	Horizontal				Transfer	
R	Responsivity		1.0		V/µJ/cm ²	
S _{SF}	Sensitivity (Scale Factor)	2.0	2.5		μV/e⁻	

PERFORMANCE	CHARACTERISTICS: (NON-MPI	P MODE)	$T_{\rm P} = 25$ °	C (Note	e 1 & 2)	
Symbol	PARAMETER		RANGE		Unit	CONDITION
		MIN	TYPICAL	MAX		
I _{Dark}	Dark Current Density		2		nA/cm ²	Note 3
Q _{Sat}	Full Well Capacity		400		Ke	
V _{Sat}	Saturation Voltage		1,000		mV	



FULL FRAME IMAGE SENSOR

Vertical Transport Clocks	HIGH	$ \begin{array}{r} MIN \\ 17 \\ 12 \\ 0 \\ 0 \\ 0 \\ 0 \\ = 25 ^{\circ} C \\ \hline MIN \\ + 2 \\ - 8 \\ + 2 \\ - 8 \\ + 2 \\ - 8 \end{array} $	$\begin{array}{r} \text{TYPICAL} \\ 20 \\ 14 \\ 1 \\ 0 \\ 3 \\ \hline \\ \text{(Note 1)} \\ \text{RANGE} \\ \hline \\ \text{TYPICAL} \\ + 5 \\ - 5 \\ + 5 \\ \hline \\ + 5 \\ \hline \end{array}$	MAX 23 16 5 0 5 MAX + 8 0	Volts Volts Volts Volts Volts UNIT Volts Volts	Condition
Reset Drain Voltage Output Gate Voltage Substrate Ground Output Amplifier Return CTERISTICS: (MPP MOD PARAMETER Horizontal Transport Clock Horizontal Transport Clock Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	HIGH LOW HIGH LOW	$\frac{12}{0}$ 0 $= 25 \circ C$ MIN $+ 2$ $- 8$ $+ 2$	14 1 0 3 (Note 1) RANGE TYPICAL + 5 - 5	16 5 0 5 MAX + 8 0	Volts Volts Volts Volts UNIT Volts	Condition
Output Gate Voltage Substrate Ground Output Amplifier Return CTERISTICS: (MPP MOD PARAMETER Horizontal Transport Clock Horizontal Transport Clock Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	HIGH LOW HIGH LOW	$\frac{0}{0}$ $= 25 \circ C$ $\frac{MIN}{+2}$ -8 $+2$	1 0 3 (Note 1) RANGE TYPICAL + 5 - 5	5 0 5 MAX + 8 0	Volts Volts Volts UNIT Volts	Condition
Substrate Ground Output Amplifier Return CTERISTICS: (MPP MOD PARAMETER Horizontal Transport Clock Horizontal Transport Clock Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	HIGH LOW HIGH LOW	$\frac{0}{0}$ $= 25 \circ C$ $\frac{MIN}{+2}$ -8 $+2$	0 3 (Note 1) RANGE TYPICAL + 5 - 5	0 5 MAX + 8 0	Volts Volts UNIT Volts	Condition
Output Amplifier Return CTERISTICS: (MPP MOD PARAMETER Horizontal Transport Clock Horizontal Transport Clock Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	HIGH LOW HIGH LOW	0 $= 25 \circ C$ MIN $+ 2$ $- 8$ $+ 2$	3 (Note 1) RANGE TYPICAL + 5 - 5	5 MAX + 8 0	Volts UNIT Volts	Condition
CTERISTICS: (MPP MOD PARAMETER Horizontal Transport Clock Horizontal Transport Clock Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	HIGH LOW HIGH LOW	= 25 ° C $MIN + 2 - 8 + 2$	(Note 1) RANGE TYPICAL + 5 - 5	MAX + 8 0	UNIT Volts	CONDITION
PARAMETER Horizontal Transport Clock Horizontal Transport Clock Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	HIGH LOW HIGH LOW	MIN + 2 - 8 + 2	RANGE TYPICAL + 5 - 5	+ 8 0	Volts	Condition
Horizontal Transport Clock Horizontal Transport Clock Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	Low High Low	+ 2 - 8 + 2	TYPICAL + 5 - 5	+ 8 0	Volts	CONDITION
Horizontal Transport Clock Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	Low High Low	+ 2 - 8 + 2	+ 5 - 5	+ 8 0	Volts	
Horizontal Transport Clock Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	Low High Low	+ 2 - 8 + 2	+ 5 - 5	+ 8 0		
Horizontal Transport Clock Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	Low High Low	- 8 + 2	- 5	0		
Summing Gate Clock Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	High Low		+ 5			1
Summing Gate Clock Vertical Transport Clocks Vertical Transport Clocks	Low			+ 8	Volts	
Vertical Transport Clocks Vertical Transport Clocks		- 0	- 5	0	Volts	
Vertical Transport Clocks		0	+ 3	+ 6	Volts	
<u>^</u>	Low	- 10	- 8	- 5	Volts	
Reset Gate Clock	HIGH	+ 6	+ 10	+ 14	Volts	
Reset Gate Clock	Low	- 4	0		Volts	
Vertical Transfer Gate Clock	HIGH	0	+ 3		Volts	
Vertical Transfer Gate Clock	Low	- 10	- 8	- 5	Volts	
TERISTICS (NON-MP	2 Μορ	$_{\rm E}$) T ₋ – 25	$\int ^{\circ} C $ (Note	• 1)		
	WIOD	1 - 23		51)	X I	CONDITION
PARAMETER	-	Mnt		MAN	UNIT	CONDITION
Harrizontal Transport Clask	Исп				Volte	
· ·						
*			•			
<u>^</u>						
<u>^</u>						
			1			
			-			
			0	+ 4	voits	
ERISTICS: $T_P = 25 \circ C$ (Note	1)			1	1
PARAMETER			1		Unit	CONDITION
Dutnut DC L aval					Velta	Nete 6
						Note 6
*		1.0				
A 4				10		Note 7
	ertical Transfer Gate Clockrertical Transfer Gate ClockTERISTICS: (NON-MPI PARAMETERforizontal Transport Clockforizontal Transport Clocksrertical Transport Clocksrertical Transport Clockseset Gate Clockeset Gate Clockrertical Transfer Gate C	eset Gate ClockLOWfertical Transfer Gate Clock HIGHertical Transfer Gate Clock LOWTERISTICS:(NON-MPP MODPARAMETERforizontal Transport ClockHIGHforizontal Transport ClocksHIGHfertical Transport ClocksLOWertical Transport ClocksLOWeset Gate ClockHIGHeset Gate ClockLOWfertical Transfer Gate Clock HIGHfertical Transfer Gate Clock HIGHfertical Transfer Gate Clock LOWfertical Transfer Gate Clock LOWRISTICS: $T_P = 25 ° C$ (NotePARAMETERutput DC Levelutput DC Levelutput load Resistorforizontal Clock Frequency	eset Gate ClockLOW- 4ertical Transfer Gate Clock HIGH0ertical Transfer Gate Clock LOW- 10TERISTICS: (NON-MPP MODE) $T_P = 25$ PARAMETERMINforizontal Transport ClockHIGH2corizontal Transport ClockLOWfertical Transport ClocksHIGH+ 5fertical Transport ClocksLOWeset Gate ClockLOW- 2eset Gate ClockLOW- 4fertical Transfer Gate Clock HIGH+ 5fertical Transfer Gate Clock LOW- 2RISTICS: $T_P = 25$ ° C (Note 1)PARAMETERPARAMETERMINutput DC Level13utput load Resistor1.0forizontal Clock Frequency1.0	eset Gate ClockLOW- 40ertical Transfer Gate Clock HIGH0+ 3ertical Transfer Gate Clock LOW- 10- 8TERISTICS: (NON-MPP MODE) $T_P = 25 ° C$ (Note PARAMETERRANGEMINTYPICALcorizontal Transport Clock HIGH2orizontal Transport Clock LOW- 8- 5ertical Transport Clock LOW- 8- 5ertical Transport Clocks HIGH+ 5orizontal Transport Clocks LOW- 8- 5ertical Transport Clocks LOW- 20est Gate ClockHIGH+ 6ertical Transfer Gate Clock LOW- 20RISTICS: $T_P = 25 ° C$ (Note 1)PARAMETERRANGEMINTYPICALutput DC Level1316.4utput Load Resistor1.05.0	eset Gate Clock LOW - 4 0 + 2 ertical Transfer Gate Clock HIGH 0 + 3 + 6 ertical Transfer Gate Clock LOW - 10 - 8 - 5 TERISTICS: (NON-MPP MODE) $T_P = 25 \degree C$ (Note 1) PARAMETER RANGE MIN TYPICAL MAX orizontal Transport Clock HIGH 2 + 5 + 8 forizontal Transport Clock LOW - 8 - 5 0 ertical Transport Clocks HIGH + 5 + 9 + 15 ertical Transport Clocks LOW - 2 0 + 4 eset Gate Clock HIGH + 6 + 10 + 14 eset Gate Clock LOW - 4 0 + 2 ertical Transfer Gate Clock HIGH + 5 + 9 + 15 ertical Transfer Gate Clock HIGH + 5 + 9 + 15 ertical Transfer Gate Clock HIGH + 5 + 9 + 15 ertical Transfer Gate Clock HIGH + 5 + 9 + 15 ertical Transfer Gate Clock HIGH + 5 + 9 + 15 ertical Transfer Gate Clock HIGH + 5 + 9 + 15 ertical Transfer Gate Clock HIGH + 5 + 9 + 15 ertical Transfer Gate Clock HIGH + 5 + 9 + 15 ertical Transfer Gate Clock LOW - 2 0 + 4 RISTICS: $T_P = 25 \degree C$ (Note 1) PARAMETER RANGE MIN TYPICAL MAX putput DC Level 13 16.4 19 utput load Resistor 1.0 5.0 20 orizontal Clock Frequency 5 10	eset Gate Clock LOW - 4 0 + 2 Volts ertical Transfer Gate Clock HIGH 0 + 3 + 6 Volts ertical Transfer Gate Clock LOW - 10 - 8 - 5 Volts TERISTICS: (NON-MPP MODE) $T_P = 25$ °C (Note 1) PARAMETER RANGE UNIT MIN TYPICAL MAX forizontal Transport Clock HIGH 2 + 5 + 8 Volts orizontal Transport Clock LOW - 8 - 5 0 Volts ertical Transport Clock LOW - 8 - 5 0 Volts ertical Transport Clock LOW - 8 - 5 0 Volts ertical Transport Clock LOW - 8 - 5 0 Volts ertical Transport Clock LOW - 8 - 5 0 Volts ertical Transport Clock LOW - 2 0 + 4 Volts ertical Transport Clock LOW - 2 0 + 4 Volts eset Gate Clock HIGH + 6 + 10 + 14 Volts eset Gate Clock LOW - 4 0 + 2 Volts ertical Transfer Gate Clock HIGH + 5 + 9 + 15 Volts ertical Transfer Gate Clock LOW - 2 0 + 4 Volts Exertical Transfer Gate Clock LOW - 2 0 + 4 Volts Ertical Transfer Gate Clock LOW - 2 0 + 4 Volts ertical Transfer Gate Clock LOW - 2 0 + 4 Volts ertical Transfer Gate Clock LOW - 5 0 20 KΩ orizontal Clock Frequency 5 10 MHz



NOTES

- 1.- $T_{\scriptscriptstyle P}$ is defined as the package temperature.
- 2.- Standard test conditions are nominal MPP clocks and DC operation voltages. 5.2 MHz horizontal data rate, integration time = 5.25 msec. Values shown are for 25 °C, unless otherwise indicated.
- 3.- Dark Current doubles every 5-7 °C.
- 4.- Excluding spikes.
- 5.- Excluding spikes, and measured @ $\ensuremath{^{\prime\prime}\!\!\!\!2V_{sat}}$
- 6.- For the cases of V_{RD} = MIN, TYPICAL, MAX and $R_{\rm o}$ = 5 k Ω
- 7.- At $f_{Max} = 5$ MHz, one On-Chip amplifier output, vertical & horizontal registers.
- 8.- Device has 4 On-Chip amplifier output options.



COSMETIC SPECIFICATION	Cos	COSMETIC GRADING						
Maximum Allowable in:	CCD 485							
CENTRAL REGION	1	2	3					
Value of X & Y	3	5	10					
Defective Columns > 1 x Y pixels (Total)	12	24	40					
Defective Rows > X x 1 pixels (Total)	12	24	40					
Maximum Defective Cluster Size (X x Y)	3 x 3	5 x 5	10 x10					
Defective Pixels (including Clusters, but excluding Col/Row defects)	400	600	1,200					
Maximum Adjacent Defective Columns/Rows	3	4	5					
Minimum number of good pixels between occurrences	4	4	2					
OUTSIDE CENTRAL REGION								
Value of X & Y	3	5	10					
Defective Columns > 1 x Y pixels (Total)	20	45	70					
Defective Rows > X x 1 pixels (Total)	20	45	70					
Maximum Defective Clusters Size	3 x 3	5 x 5	10 x 10					
Defective Pixels, (including Clusters, but excluding Col/Row defects)	1,600	2,400	4,800					
Maximum Adjacent Defective Columns/Rows	3	4	5					
Adjacent Defective Columns/Rows per single occurrence	0	5	6,7,8,9,10					
Minimum number of good pixels between occurrences	4	4	2					

1.- Cosmetic testing is done under uniform illumination . It is typically measured under ½ Vsat illumination. Consult Lockheed Martin Fairchild Systems for Custom Selections.

2.- Total number of clusters must contain \leq the number of defective pixels allowed.

COSMETICS SPECIFICATIONS

DEFINITIONS:

Adjacent.- Neighboring and touching.

- Active Pixel.- A pixel that is responsive to light or energy.
- **Central Zone**.- The centered area of the total imaging area. For example, for CCD442A (2048 x 2048 pixels), the centered 1K x 1K coordinates are: $\{512 \le (x, y) \le 1512\}$. For a CCD485 & CCD481 (4096x4096 pixels), the centered 2K x 2K coordinates are: $\{1024 \le (x, y) \le 3072\}$.
- Cluster.- A group of defective pixels.

Cluster Size: The area enclosing the group of defective pixels. The area dimensions are specified by the Cartesian coordinates of $X \times Y$ pixels. The length and width of "X &Y" are given in the *Cosmetic Specification* table for a specified device grade.

- Column.- Any > 1 x Y consecutive pixels. The length of "Y" is given in the *Cosmetic* Specification table for a given device grade. Therefore, a section larger than 1 x Y in the vertical direction (following Cartesian coordinates) is considered a column.
 If smaller than 1 x Y, it is considered as a cluster.
- **Dead Pixel.** A pixel that fails to respond to light or energy.
- **Inactive Pixel**.- A pixel that is not responsive to light or energy by design, such as dark reference pixels.
- **Outer Zone.** The area outside the central zone. For example: For CCD442A the outside surrounding a centered 1K x 1K coordinates are: $\{1 \le (x, y) < 512\}$ & $\{1512 < (x, y) \le 2048\}$. For CCD485 & CCD481 (4096 x 4096 pixels), the outside surrounding a centered 2K x 2K coordinates are: $\{1 \le (x, y) < 1024\}$ & $\{3072 < (x, y) \le 4096\}$.
- **Pixel.-** One picture element of an imaging array.
- **Row.** Any > X x 1 consecutive pixels. The length of "X" is given in the *Cosmetic* Specification table for a given device grade. Therefore, a section larger than X x 1 in the horizontal direction (following Cartesian coordinates) it is considered a row. If smaller than X x 1, it is considered a cluster.



TYPE OF COSMETIC DEFECTS

- **Bright Columns/Rows/Clusters**: Any Column/Row/Cluster that fails the PRNU specification and is *brighter* then the local average signal.
- **Column Shifts**: A column (or group of columns) in which some or all of the pixels appear shifted up or down with respect to its adjacent columns. This phenomena is also known as *"weeping"*. Column shifts are treated as defective columns.

Dark Columns/Rows/Clusters: Any Column/Row/Cluster that fails the PRNU specification and is *darker* then the local average signal.

- Defective Pixel: Any pixel which fails the PRNU specification.
- **Defective Column**: Any >1x Y consecutive defective pixels. The length of "Y" is given in the *Cosmetic Specification* table for a given device grade.
- **Defective Rows**: Any $> X \ge 1$ consecutive defective pixels. The length of "X" is given in the *Cosmetic Specification* table for a given device grade .
- **Defective Cluster**: Any group of defective pixels in which one or more pixels are contained outside the specified cluster size. Below is an example of a cluster rejected for a maximum cluster size of a 10 x 10 pixels size.

				11					
				10					
				9					
				8					
				7					
				6					
1	2	3	4	5	6	7	8	9	10
				4					
				3					
				2					
				1					

Fig. 1 Example of a defective 9 x 11 Cluster.

(this cluster will fail a maximum cluster size spec of 10 x 10 since one pixel extends outside

the X x Y specified area. Total Bad Pixels = 56)



FOR INFORMATION ONLY:

Proximity Pixel/Col/Row/.- Correctable Pixel/Row/Col/defects that fall within the unallowable proximity to the next defect. (i.e. bad columns/rows that do not have the minimum distance allowable for the next defect, but they can be corrected and agree in quantity with the specification). For example, the minimum spacing allowed between defects is 5 pixels. Therefore if you have 2 bad columns separated by one good, it will fail if your spec allows you to have only 2 adjacent defective columns. Thus, it does not meet the spacing criteria. This example would be a "proximity 2 columns" and not adjacent 2 columns).

	r –		-					-	-	-
					11					
					10					
					9					
					8					
					7					
1	2	3	4	5	6	6	8	7	8	9
					5					
					4					
					3					
					2					
					1					

Fig. 1 Example of proximity 2 columns.

Stair Case Cluster: Pixels that fall outside the cluster size (X x Y), but have \leq X x Y number of allowable bad pixels. The following examples illustrates its advantages.

					11					
					10					
					9					
					8					
					7					
1	2	3	4	5	6	7	8	9	10	11
					5					
					4					
					3					
					2					
					1					

Fig. 2 Example of a Stair Case Cluster.

(this cluster would be rejected since two pixels extends outside the $X \times Y$ area : Total Bad Pixels = 47)

				11					
				10					
				9					
				8					
				7					
				6					
1	2	3	4	5	6	7	8	9	10
				4					
				3					
				2					
				1					


Fig. 3 Example of a Defective Cluster.

(this cluster would pass spec since no pixels extends outside the $X \times Y$ area : Total Bad Pixels = 59).

CCD 485 4096x4097 PACKAGING SPECIFICATION



FULL FRAME IMAGE SENSOR



CCD 485 4096x4097 PACKAGE PINOUT SPECIFICATION



FULL FRAME IMAGE SENSOR

																							CCD485 P	INOUT			
_																				А	В	С	D	E	F	G	Н
																			1	VDD_UL	VOG _{UL}	H1 _{UL}	H1 _{UL}	H1 _{UR}	H1 _{UR}	VOG _{UR}	VDDu
																			2	Vout _{UL}	φSG _{UL}	H3 _{UL}	$H2_{UL}$	H2 _{UR}	H3 _{UR}	φSG _{UR}	Vout
																			3	VRT_{UL}	H3 _{UL}	H2 _{UL}			H2 _{UR}	H3 _{UR}	VRT _ر
	()	()		€ €	• 🕀	\	()	()	⊕ +		€ €	¢	•	()	\	()	⊕ ∉	€ ⊕	4	VRD _{UL}	φR _{UL}	φVTG _{UL}	Vss	Vss	φVTG _{UR}	φR _{UR}	VRD
3	¢	()	⊕	€ €	• 🕀	Ŷ	*		ن ()	T	€ €	Ð	•	()	Ð	Ð	(€ 🕀	5	V1 _{UH}	V2 _{UH}	V3 _{UH}	V1 _{UH}	V1 _{UH}	V3 _{UH}	V2 _{UH}	V1 _{UI}
	⊕	⊕⊕	× .	€ €			1.1	⊕	- C	Τ	€ € € ⊕				(+)	1.1		• •	6	V2 _{UH}	V3 _{UH}	V1 _{UH}	V2 _{UH}	V2 _{UH}	V1 _{UH}	V3 _{UH}	V2 _{UI}
	¢	\$	φ.	\$ 4	• Φ	\$	\$	Ψ	\$	* '	\$P \$P	Φ	φ.	\$	Ψ	Ψ	ф 4	9 (7	V3 _{UH}	V1 _{UH}	V2 _{UH}	V3 _{UH}	V3 _{UH}	V2 _{UH}	V1 _{UH}	V3 _U
																			8	V2 _{UH}	V3 _{UH}	V1 _{UH}	V3 _{UH}	V3 _{UH}	V1 _{UH}	V3 _{UH}	V2 _{UI}
																			9	V2 _{UH}	V1 _{UH}	V3 _{UH}	V2 _{UH}	V2 _{UH}	V3 _{UH}	V1 _{UH}	V2 _{UI}
																			10	V1 _{UH}	V3 _{UH}	V2 _{UH}	V1 _{UH}	V1 _{UH}	V2 _{UH}	V3 _{UH}	V1 _U
																			11	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss
-																			 12	$V3_{LH}$	V1 _{LH}	V2 _{LH}	V3 _{LH}	V3 _{LH}	V2 _{LH}	V1 _{LH}	V3 _{LF}
																			13	$V2_{LH}$	V3 _{LH}	V1 _{LH}	$V2_{LH}$	V2 _{LH}	V1 _{LH}	V3 _{LH}	V2 _L
																			14	$V2_{LH}$	$V1_{LH}$	V3 _{LH}	$V1_{LH}$	$V1_{LH}$	$V3_{LH}$	$V1_{LH}$	V2 _L
																			15	$V1_{LH}$	V3 _{LH}	V2 _{LH}	$V1_{LH}$	$V1_{LH}$	$V2_{LH}$	V3 _{LH}	V1 _L
																			16	$V2_{LH}$	V1 _{LH}	V3 _{LH}	$V2_{LH}$	V2 _{LH}	V3 _{LH}	$V1_{LH}$	V2 _L
																			17	$V3_{LH}$	V2 _{LH}	V1 _{LH}	V3 _{LH}	V3 _{LH}	V1 _{LH}	$V2_{LH}$	V3 _L
	(+		€ €	• 🔶		+	()	⊕ •	T	€ €	+	•	\	()	+	⊕ €	•	18	VRD_{LL}	ϕR_{LL}	ϕVTG_{LL}	Vss	Vss	ϕVTG_{LR}	ϕR_{LR}	VRD
(₽	⊕	+ + (4)	€ € क d) 🕀 \ (\$	• •	⊕ 	⊕ ∕⊕	+ () ()	Ϋ́	€ € ₽ ⊕	- ⊕ - @	• 🕀 • @	⊕	⊕	⊕	⊕ € @ d	€ () ∖ (A)	19	VRT_{LL}	H3 _{LL}	H2 _{LL}			H2 _{LR}	H3 _{LR}	VRT
	 ⊕	 ⊕	⊕ ·	⊅ ₹ € €	,	- ▼ - ⊕	⊕ ⊕	♥	⊕ 1 ⊕ 4	T	₽ \$ ₽ \$	 ⊕	•	 ⊕ 	⊕	♥	⊕ € ⊕ ₹	₽₩ ₽₩	20	Vout _{LL}	ϕSG_{LL}	H3 _{LL}	$H2_{LL}$	H2 _{LR}	H3 _{LR}	ϕSG_{LR}	Vout
	21	20	19	18 11	16	15	14	13	12	1	• • .0 9	8	1	6	5	4	3 2	1	21	VDD_{LL}	VOG _{LL}	H1 _{LL}	H1 _{LL}	H1 _{LR}	H1 _{LR}	VOG _{LR}	VDD
																				_ = Upper L _ = Lower L			= Upper Ri = Lower Ri			H = Upper H H = Lower H	